Search tips
Search criteria 


Logo of nanoreslettspringer open web sitethis articlemanuscript submissionregistrationjournal front pagespringer open web site
Nanoscale Res Lett. 2012; 7(1): 677.
Published online 2012 December 17. doi:  10.1186/1556-276X-7-677
PMCID: PMC3533520

Investigation of electronic properties of graphene/Si field-effect transistor


We report a high-performance graphene/Si field-effect transistor fabricated via rapid chemical vapor deposition. Oligolayered graphene with a large uniform surface acts as the local gate of the graphene transistors. The scaled transconductance, gm, of the graphene transistors exceeds 3 mS/μm, and the ratio of the current switch, Ion/Ioff, is up to 100. Moreover, the output properties of the graphene transistor show significant current saturation, and the graphene transistor can be modulated using the local graphene gate. These results clearly show that the device is well suited for analog applications.

Keywords: Graphene/Si field-effect transistor, CVD, Current saturation, Local graphene gate


Graphene is a single-atom-thick carbon film [1,2] that has a very high carrier mobility (2 × 105 cm2 V−1 s−1), a high saturation velocity, large current density, and thermal conductivity; as a result, it has attracted significant attention for use in high-speed applications and flexible electronics and as a candidate for next-generation technologies that enhance transistor performance beyond dimensional scaling [3,4]. To date, graphene-based electronics, including graphene field-effect transistors (GFETs) [5,6], nanoelectromechanical systems [7], molecular sensors [8], graphene-based luminescent diodes [9], and solar cells [10,11], have been reported. The simplest and most common approach for the fabrication of GFETs is to borrow mature microelectronic technology. This technology requires the deposition of large and uniform graphene thin films on a Si substrate in order to form a back gate. However, it is a challenge to synthesize low-defect and structurally continuous graphene mono- or oligolayers; this represents a major limitation for the rapid adoption of high-quality GFET applications. Graphene can be deposited on Si using the widely studied stripped method [12], cut-and-choose transfer printing [13], the epitaxial method [6,14], chemical vapor deposition (CVD) [15], and other methods [16,17]. The former two methods are very complex and increase the risk of impurities, which negatively affect transistor performance. Herein, for the rapid preparation of high-quality graphene films and GFETs, we adopt a low-pressure, rapid CVD technology. The surface morphology, structure, carrier concentration, and carrier mobility of the resultant graphene films are systemically studied. In addition, the transport properties of the GFET, such as transconductance, gm, ratio of current switch, Ion/Ioff, and current saturation characteristics, are analyzed. Finally, the carrier transport mechanism in the GFET is discussed.


Figure 1 illustrates the structure of the graphene/Si field-effect transistors. Graphene acts as a local gate positioned on a highly doped n-type Si substrate separated by a 300-nm-thick thermal layer of silicon oxide. The oligolayered graphene film was fabricated using a rapid chemical vapor deposition process. The growth system comprises a large horizontal quartz tube furnace, a vacuum system, a gas meter, and a temperature controller. The n-type Si(100) substrates were ultrasonically cleaned with a sequence of acetone, ethanol, and deionized water, then dried with flowing N2, and placed at the center of the furnace. Prior to deposition, the furnace was evacuated to 10−2 Pa, heated to 300°C, and maintained at this temperature for 30 min to remove any moisture from the mixture. The furnace was then heated to 700°C for the deposition. A 300-μm SiO2 layer was thermally oxidized for 30 min using high-purity oxygen gas followed by annealing at 900°C for 40 min. The source and drain sections were formed by doping the Si with B atoms via exposure to an Ar gas flow carrying an analytically pure C3H9BO3 doping agent into the reactive chamber at 900°C for 20 min, followed by annealing at 950°C for 30 min. After doping, a mixture of CH4 gas (99.999%) and Ar gas at a volume ratio of 1:10 was introduced into the reaction chamber at the same temperature (950°C). CH4 decomposed to give a mixture of C, H+, and H2 when the vapor-phase CH4 and Ar gases flowed through the furnace; the C atoms condensed on the Si substrates to form the graphene film under a working pressure of 50 Pa. The growth process was carried out for 2 min, and the samples were then annealed at 1,000°C for 30 min. To observe the surface morphology and structure of the graphene film, a few graphene reference samples were concurrently deposited. Subsequently, the graphene film was capped with a 300-μm SiO2 layer, and the graphene and SiO2 layers above the source and drain sections were removed. Finally, the GFET was completed by depositing Al electrodes on the gate, source, and drain sections via evaporation. The morphologies and structures of the samples were characterized using optical microscopy, atomic force microscopy (AFM), and Raman spectroscopy. The electronic properties were assessed via Hall effect measurement (HMS-3000) and micro-current (4200, Keithley, Cleveland, OH, USA) measurements.

Figure 1
Schematic illustration of the graphene/Si field-effect transistor.

Results and discussion

Figure 2a shows an optical microscopy image of the graphene deposited on the Si substrate. It is evident that many graphene slices or islands of about 10 μm in diameter are uniformly scattered on the substrate. Figure 2b is an enlarged picture of the graphene film obtained via AFM. The large-area graphene film has a smooth and uniform surface free of carbon clusters. The film is about 2-nm thick, which is equal to a few layers of graphene. From Figure 2, we can confirm that the growth of the graphene film is characteristic of the layer-island mode. C atoms from the decomposition of CH4 at 950°C (the decomposition temperature of CH4 is about 900°C) absorbed, condensed, and formed islands on the Si substrate. The graphene film was formed by the combination of many islands over time.

Figure 2
Graphene deposited on the Si substrate. (a) Optical microscopy image of the graphene deposited on the Si substrate, and (b) the enlarged AFM picture.

Figure 3a shows the Raman spectrum of the graphene film, which contains two major scattering peaks: a 2D-band peak at 2,690 cm−1 and a G-band peak at 1,590 cm−1. The intensity ratio of the peaks (I2D/IG) is 14, which confirms that the graphene film comprises a few layers and is of high quality. The surface carrier concentration, carrier mobility, and current–voltage (I-V) properties of the graphene film were determined via Hall effect measurements. The carrier concentration of the samples is about 1010 cm−2, while the electron mobility is 5.1 × 104 cm2 V−1 s−1, which is very close to the known ideal value of 2 × 105 cm2 V−1 s−1[3,4]. The surface I-V behavior of the graphene film is shown in Figure 3b. Clearly, the graphene surface shows a linear current–voltage relationship, which suggests good transport of electrons on the graphene film. For the Hall effect measurements, four measuring pole points are arranged in a square on the graphene surface. The I-V behaviors presented in Figure 3b indicate the relationships between the measured points. Since graphene film is a highly conductive material [18], electrons in graphene have high mobility. The voltage between two points changes in a linear relationship with the applied current, which closely obeys Ohm’s law.

Figure 3
Properties of the graphene film. (a) Raman spectrum of the graphene film and (b) the surface voltage–current properties of the graphene film.

The gate current, Ig, versus gate voltage, Vg, behavior of the graphene/Si transistor is shown in Figure 4a. Remarkably, the device shows good rectification properties. The current increases exponentially with the applied positive voltage but is almost zero under the revised voltage. This shows that the GFET device does not have any significant gate leakage. Figure 4b shows the drain current, Ids, versus the source-drain voltage, Vds, under different gate voltages; the GFET exhibits a nearly linear plot when Vds is less than 2.5 V for different gate voltages. As Vds increases above 2.5 V, Ids tends towards saturation. The results indicate that the IV plot for a Vg of 4 V is optimal as a ratio of current switch, Ion/Ioff, of 100 is obtained. Moreover, the GFET has a smaller threshold voltage, and the Ids-Vds plots of the graphene transistor show significant current saturation characteristics, which is typical of Si FETs but rare for GFETs. It has been suggested that the velocity saturation of the carrier at higher biases may lead to the current saturation phenomenon in graphene transistors [19]. The saturation velocity depends on the charge carrier concentration and scattering by interfacial phonons in the SiO2 layer that supports the graphene channels [20,21]. The achieved current saturation of the GFET makes this device well suited for analog applications. These results demonstrate the feasibility of two-dimensional graphene devices for analog and radio-frequency circuit applications without the need for bandgap engineering.

Figure 4
The current–voltage behavior of the graphene/Si transistor. (a) Gate current, Ig, versus gate voltage, Vg, behavior of the graphene/Si transistor and (b) the source-drain current, Ids, versus the source-drain voltage, Vds, with different gate ...

Moreover, we determined the transfer characteristics of Ids versus Vg at a Vds value of 1 V (Figure 5a). The plot clearly shows that the graphene transistor can be modulated via the local graphene gate within the range of −2 to 3.5 V, which demonstrates that graphene can act as an effective gate for graphene transistors. Figure 5b shows the measured electron transconductance, gm (where gm = [partial differential]Ids/[partial differential]Vds), of the GFET as a function of the gate voltage. A peak transconductance of 3 mS/μm was obtained at a Vds value of 1 V in this device. Significantly, this scaled transconductance is nearly one order of magnitude better than that of the reported graphene transistors [22]. The sign and magnitude of gm is strongly dependent on the gate voltage. The branch where gm is less than zero represents p-type transport that is dominated by holes; when gm becomes positive with increasing gate voltage, the channel becomes n-type.

Figure 5
The drain-source current, I ds, versus top-gate voltage (a), V g, and the electron transconductance, g m(b).


High-performance graphene/Si transistors were fabricated by rapid chemical vapor deposition. The electron mobility of the graphene film is 5.1 × 104 cm2 V−1 s−1, the scaled transconductance of the graphene transistors exceeds 3 mS/μm, and the ratio of the current switch, Ion/Ioff, is as high as 100. The fabricated GFET shows current saturation characteristics which demonstrate that two-dimensional graphene devices can be used for analog and radio-frequency circuit applications without the need for bandgap engineering.

Competing interests

The authors declare that they have no competing interests.

Authors’ contributions

XM designed the structure of the graphene transistor, analyzed the results, and wrote the manuscript. WG participated in the fabrication of the graphene film on the substrate. JS fabricated the drain, source, and gate of the transistor and participated in the analysis the results of the transistor. YT measured the electrical properties of the transistor. All authors read and approved the final manuscript.

Authors’ information

XM is a professor and PhD degree holder specializing in semiconductor materials and devices, specially expert in nanoscaled optical-electronic materials and optoelectronic devices. WG is a graduate student major in fabrication of new semiconductor nanometer materials. JS is a lecturer and PhD degree holder specializing in semiconductor devices. YT is an engineer specializing in optoelectronic measurements.


This work was supported in part by the National Natural Science Foundation of China (no. 60976071) and the Scientific Project Program of Suzhou City (no. SYG201121).


  • Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, Grigorieva IV, Firsov AA. Electric field effect in atomically thin carbon films. Science. 2004;306:666. doi: 10.1126/science.1102896. [PubMed] [Cross Ref]
  • Geim AK, Novoselov KS. The rise of graphene. Nat Materials. 2007;6:183. doi: 10.1038/nmat1849. [PubMed] [Cross Ref]
  • Williams JR, Carlo LD, Marcus CM. Quantum Hall effect in a gate-controlled p-n junction of graphene. Science. 2007;317:638. doi: 10.1126/science.1144657. [PubMed] [Cross Ref]
  • Novoselov KS, Jiang Z, Morozov SV, Zhang Y, Morozov SV, Stormer HL, Geim AK. Room-temperature quantum Hall effect in graphene. Science. 2007;315:1379. doi: 10.1126/science.1137201. [PubMed] [Cross Ref]
  • Lin YM, Jenkins KA, Vaides GA, Small JP, Farmer DB, Avouris P. Operation of graphene transistors at gigahertz frequencies. Nano Lett. 2009;9:426. [PubMed]
  • Lin YM, Dimitrakopoulos C, Jenkins KA, Farmer DB, Chiu HY, Grill A, Avouris P. 100 Ghz transistors from wafer-scale epitaxial graphene. Science. 2010;327:662. doi: 10.1126/science.1184289. [PubMed] [Cross Ref]
  • Lin YM, Vaides GA, Han SJ, Farmer DB, Meric I, Sun Y, Wu YQ, Dimitrakopoulos C, Grill A, Avouris P, Jenkins KA. Wafer-scale graphene integrated circuit. Science. 2011;332:1294. doi: 10.1126/science.1204428. [PubMed] [Cross Ref]
  • Cohen KT, Qing Q, Li Q, Fang Y, Lieber CM. Graphene and nanowire transistors for cellular interfaces and electrical recording. Nano Lett. 2010;10:1098. doi: 10.1021/nl1002608. [PMC free article] [PubMed] [Cross Ref]
  • Chung K, Lee C, Yi GC. Transferable GaN layers grown on ZnO-coated graphene layers for optoelectronic devices. Science. 2010;330:655. doi: 10.1126/science.1195403. [PubMed] [Cross Ref]
  • Li X, Zhu H, Wang K, Cao A, Wei J, Li C, Jia Y, Li X, Wu D. Graphene-on-silicon Schottky junction solar cells. Adv Mater. 2010;22:2743. doi: 10.1002/adma.200904383. [PubMed] [Cross Ref]
  • Jo G, Na S, Oh S, Lee S, Kim TS, Wang G, Choe M, Park W, Yoon J, Kim DY, Kahng YH, Lee T. Tung of a grapheme-electrode work function to enhance the efficiency of organic bulk heterojunction photovoltaic cells with an inverted structure. Appl Phys Lett. 2010;97:213301. doi: 10.1063/1.3514551. [Cross Ref]
  • Kim SK, Zhao Y, Jang H, Lee SY, Kim JM, Kim KS, Ahn JH, Kim P, Choi JY, Hong BH. Large-scale pattern growth of graphene films for stretchable transparent electrodes. Nature. 2009;457:706. doi: 10.1038/nature07719. [PubMed] [Cross Ref]
  • Liang XG, Fu ZL, Chou SY. Graphene transistors fabricated via transfer-printing in device active-areas on large wafer. Nano Lett. 2007;7(12):3840–3844. doi: 10.1021/nl072566s. [Cross Ref]
  • Berger C, Song Z, Li X, Wu X, Brown N, Naud C, Mayou D, Li T, Hass J, Marchenkov AN, Conrad EH, First PN, de Heer WA. Electronic confinement and coherence in patterned epitaxial graphene. Science. 2006;312:1191. doi: 10.1126/science.1125925. [PubMed] [Cross Ref]
  • Dreyer DR, Park S, Bielawskl CW, Ruoff RS. The chemistry of graphene oxide. Chem Soc Rev. 2010;39:228. doi: 10.1039/b917103g. [PubMed] [Cross Ref]
  • Reina A, Jia XT, Ho J. Large area, few-layer graphene films on arbitrary substrates by chemical vapor deposition. Nano Lett. 2009;9:30. doi: 10.1021/nl801827v. [PubMed] [Cross Ref]
  • Bae S, Kim H, Lee Y, Xu X, Park JS, Zheng Y, Balakrishnan J, Lei T, Kim HR, Song YI, Kim YJ, Kim KS, Ozyilmaz B, Ahn JH, Hong BH, Iijima S. Roll-to-roll production of 30-inch graphene films for transparent electrodes. Nat Nanotech. 2010;5:574. [PubMed]
  • Yang Z, Gao R, Hu N, Chai J, Cheng Y, Zhang L, Wei H, Kong ESW, Zhang Y. The prospective two-dimensional graphene nanosheets: preparation, functionalization, and applications. Nano-Micro Lett. 2011;4:1–9.
  • Meric I, Han MY, Young AF, Ozyilmaz B, Kim P, Shepard KL. Current saturation in zero-bandgap, top-gated graphene field-effect transistors. Nat Nanotech. 2008;3:654. doi: 10.1038/nnano.2008.268. [PubMed] [Cross Ref]
  • Fratini S, Guinea F. Substrate-limited electron dynamics in graphene. Phys Rev B. 2008;77:195415.
  • Chen JH, Jang C, Xiao S, Ishigami M, Fuhrer MS. Intrinsic and extrinsic performance limits of graphene devices on SiO2. Nat Nanotech. 2008;3:206. doi: 10.1038/nnano.2008.58. [PubMed] [Cross Ref]
  • Lin YM, Chiu HY, Jenkins KA, Farmer DB, Avouris P, Valdes GA. Dual-gate graphene FETs with fT of 50 GHz. IEEE Electron Device Lett. 2010;31:68.

Articles from Nanoscale Research Letters are provided here courtesy of Springer